

PAT-NO: JP362248315A
DOCUMENT-IDENTIFIER: JP 62248315 A
TITLE: DECODING SYSTEM FOR ERROR CORRECTION
PUBN-DATE: October 29, 1987

INVENTOR-INFORMATION:

NAME
YAMADA, TSUKASA
KURODA, TORU

ASSIGNEE-INFORMATION:

NAME	COUNTRY
NIPPON HOSO KYOKAI <NHK>	N/A

APPL-NO: JP61091319

APPL-DATE: April 22, 1986

INT-CL (IPC): H03M013/12

US-CL-CURRENT: 714/795, 714/FOR.104

ABSTRACT:

PURPOSE: To reduce a residual error rate, and to increase an error detecting capacity, by setting the threshold value of a majority circuit that decides the error of respective bit at a value higher than a regular threshold value by means of a control from the outside circuit.

CONSTITUTION: The titled system is constituted so that the final threshold value of a majority circuit 200 is designated by a CPU101. Therefore, the number of bits of a command signal 202 is increased by one than a regular

command signal. Also, the system is so constituted that the final threshold value is designated as a value ≥ '8' by a signal 204 of five bits. Consequently, when the final threshold value is designated, for example, as '16', it is possible to perform an error correction for one bit, and to detect errors for most of other errors. Also, when the final threshold value is set at '15', it is possible to correct the error for two bits. In this case, the error detecting capacity is lowered a little compared with the case that the final threshold value is set at '16', but an error correcting capacity is increased for the rate. The setting of the final threshold value is performed based on judgement for which capacity, the error correcting capacity, or the error detecting capacity, should be increased.

COPYRIGHT: (C)1987,JPO&Japio